File: 0664-5628USF/Cherry

WHAT IS CLAIMED IS:

- 1 1. A plurality of metal bumps for connecting a
- 2 nonconducting substrate and a chip, comprising:
- 3 at least a first metal bump having a first sidewall,
- 4 the first sidewall comprising a first predetermined area;
- 5 and
- at least a second metal bump having a second sidewall,
- 7 the second sidewall comprising a second predetermined area
- 8 adjacent to the first predetermined area;
- 9 wherein at least the first predetermined area is
- 10 covered with an insulating layer.
- 1 2. The plurality of metal bumps of claim 1, wherein the
- 2 second predetermined area is covered with an insulating
- 3 layer.
- 1 3. The plurality of metal bumps of claim 1, wherein the
- 2 second sidewall further comprises a third predetermined area
- 3 outside the second predetermined area, and the third
- 4 predetermined area is covered with an insulating layer.

File: 0664-5628USF/Cherry

1 4. The plurality of metal bumps of claim 1, wherein the

2 first sidewall is completely covered with an insulating

3 layer.

1 5. The plurality of metal bumps of claim 1, wherein the

2 first sidewall and the second sidewall are both completely

3 covered with an insulating layer.

1 6. The plurality of metal bumps of claim 1, wherein the

2 nonconducting substrate comprises a plurality of first metal

pads, and the chip comprises a plurality of second metal

4 pads which correspond to the first metal pads.

1 7. The plurality of metal bumps of claim 6, wherein each

2 metal bump is fixed between the first metal pad and the

3 correspondent second metal pad.

1 8. The plurality of metal bumps of claim 1, wherein the

2 space between two adjacent metal bumps that are sandwiched

3 by the nonconducting substrate and the chip is filled with

4 an anisotrpic conductive film (ACF).

File: 0664-5628USF/Cherry

1 9. The plurality of metal bumps of claim 1, wherein the

2 insulating layer is made of silicon oxide or silicon

- 3 nitride.
- 1 10. The plurality of metal bumps of claim 1, wherein the
- 2 nonconducting substrate is a glass substrate.
- 1 11. A method of forming a plurality of metal bumps,
- 2 comprising:
- 3 (a) providing a chip whose surface comprises a plurality
- 4 of metal pads;
- (b) forming a photoresist layer on the chip;
- 6 (c)performing an etching process to remove the
- 7 photoresist layer covering the metal pad so as to form a
- 8 hole that exposes the metal pad;
- 9 (d) filling the hole with a metal layer;
- (e) completely removing the remaining photoresist layer;
- 11 (f)depositing an insulating layer on the chip to cover
- 12 the metal layer; and
- 13 (g) performing an anisotropic dry etching process to
- 14 remove the insulating layer positioned on the top of the
- metal layer and on the surface of the chip so as to leave
- 16 the insulating layer positioned on the sidewall of the metal
- 17 layer.
- 1 12. The method of claim 11, wherein the metal layer is made
- 2 of Au.

File: 0664-5628USF/Cherry

1 13. The method of claim 11, wherein the insulating layer is

- 2 made of silicon oxide or silicon nitride.
- 1 14. The method of claim 11, wherein the anisotropic dry
- 2 etching process is a reactive ion etching (RIE) method.
- 1 15. The method of claim 11, wherein the metal bump is used
- 2 for connecting the chip with a nonconducting substrate, and
- 3 the space between two adjacent metal bumps is filled with an
- anisotropic conductive film (ACF).
- 1 16. A method of forming a plurality of metal bumps,
- 2 comprising:
- (a)providing a chip whose surface comprises a plurality
- 4 of metal pads;
- (b) forming a photoresist layer on the chip;
- 6 (c)performing a first etching process to removing the
- 7 photoresist layer that covers the surface and periphery of
- 8 the metal pad so as to form a first hole that exposes the
- 9 metal pad;
- 10 (d) depositing an insulating layer on the chip to fill
- 11 the first hole;
- (e)performing a second etching process to remove the
- insulating layer positioned on the surface of the metal pad

File: 0664-5628USF/Cherry

14 and remain the insulating layer positioned on the sidewall

- of the first hole, and thereby a second hole is formed;
- (f) filling the second hole with a metal layer; and
- 17 (g) removing the remaining photoresist layer.
 - 1 17. The method of claim 16, wherein the metal layer is made
 - 2 of Au.
- 1 18. The method of claim 16, wherein the insulating layer is
- 2 made of silicon oxide or silicon nitride.
- 1 19. The method of claim 16, wherein the metal bump is used
- 2 for connecting the chip with a nonconducting substrate and
- 3 the space between two adjacent metal bumps is filled with an
- 4 anisotropic conductive film (ACF).